Overture-Verilog/overture.sv

module overture(
		in,
		out
	);

	input [7:0] in;
	output reg [7:0] out;

	always@(*) begin
		foreach (input[i]) begin
			out[i] = !in[i]
		end
	end
endmodule